Abstract. We present a new approach to accurately evaluate signal integrity in digital integrated circuits while working at the logic level. Our approach makes use of fitting models to represent the key properties of drivers, interconnects and receivers and the effects of all noise sources (supply noise, timing uncertainty, crosstalk). Such models are then combined to evaluate the correctness of each bit sent across the line. The overall result is a parameterized bit-level model of a noisy on-chip communication channel. The model can be used at the logic level to evaluate the transmission-error probability for an arbitrary bit stream, sent at an arbitrary bit rate, under arbitrary noise source assumptions.
Introduction
Signal integrity is a primary concern for designers of deep sub micron integrated circuits [1] . Shrinking technologies and reducing noise margins expose digital circuits to the effects of several noise sources (voltage drops causing common-mode and differential supply noise, cross-talk, inter-symbol interference, clock skew and jitter) that may lead to logical errors. The integrity of digital signals is particularly critical on long interconnects, because of: the large distance between driver and receiver (possibly leading to different effective supply voltages and misaligned clock signals), the large parasitic parameters of the line (causing a signal degradation along the line), the large coupling capacitance (responsible of cross-talk) [2] , [3] . Traditional techniques for dealing with noise sources make use of conservative noise margins that have two main limitations: first, they lead to over-conservative designs, second, they are not directly related to bit-level error probabilities. On the other hand, long interconnects are a bottleneck for high-performance lowpower integrated circuits, since they are the main responsible of propagation delay and power consumption. Hence, on-chip interconnects need to be pushed to their limits. In this context, accurate and efficient models of communication channels and noise sources are required to enable a thorough design space exploration.
In this paper we propose a parameterized black-box model of noisy on-chip interconnects that enables accurate signal integrity estimation at the logic level. In particular: i) we use noise sensitive areas (NSAs) to represent the noise margins that should be respected at the inputs of the receiver in order to guarantee the correct sampling of the received bit stream [4] ; ii) we model the effect of noise sources on the NSA; iii) we use the average signal slope at the far end of the line to represent the performance of the driver for a given line; iv) we model the effect of noise sources on the maximum signal slope; v) we combine noisy signal slopes and parametric NSA to obtain bit error probabilities.
The rest of the paper is organized as follows. In Section 2 we provide the overall picture of the proposed approach. In Section 3 we introduce parameterized NSA and we describe the characterization approach. In Section 4 we characterize the maximum signal slope at the receiver. In Section 5 we combine signal slopes and NSAs to obtain logic-level error probabilities from noise source distributions, for given bit rates and bit streams. In Section 6 we validate the approach by comparing logic-level and electrical-level simulation results and we exemplify the application of the proposed approach.
The Proposed Approach
We refer to the voltage-mode signaling scheme shown in Figure 1 .a. The interconnect is driven by a transmitter (e.g., a CMOS buffer) that takes the input stream from a local flip flop. The receiver is composed of an amplifier (e.g., a CMOS buffer) and a flip flop that samples the received bit stream. Although transmitter and receiver have the same nominal clock signal and supply voltage, the actual signals may be different at the transmitter and receiver because of noise. That's why we use subscripts t and r to denote signals belonging to the transmitter and to the receiver, respectively. In principle, signal integrity can be evaluated by splitting the signaling scheme at any point into a driving part and a driven part. We chose as a splitting point the far end of the line (i.e., the input of the receiver, denoted by FE in Figure 1 .a). The driving half of the scheme is composed of the transmitter and of the interconnect, while the driven half of the scheme is composed of the receiver and of the output flip flop. The driving subcircuit provides a signal waveform (hereafter called Vin), while the driven subcircuit imposes necessary conditions to the shape of Vin in order to guarantee correct sampling of the received bit. Signal integrity may be evaluated in terms of error probability per bit by comparing the signal provided by the driving subcircuit with the requirements imposed by the driven subcircuit. If the requirements are strictly necessary, any violation gives rise to a logic error. We represent receiver's requirements by means of noise sensitive areas (NSAs) [4] and driver's performance in terms of signal slope S. Noise sources may affect both NSA and S. The advantage of choosing the far end of the line as a splitting point is two-fold: the driving and driven subcircuits are affected by disjoint noise sources, and most noise sources can be implicitly taken into account when combining NSA with signal slopes, as discussed in Section 5. We construct and characterize black-box parameterized models of both NSA and S taking into account all noise sources. In particular, the size and shape of the NSA is automatically determined based on differential supply noise at the receiver, while signal slope is parameterized in terms of differential supply noise at the transmitter. All other noise sources (common-mode supply noise, clock skew and jitter, crosstalk) affect the relative position of the NSA and of the signal edge of slope S. Hence, they can be implicitly accounted for when combining signal slope and NSA. 
Parameterized Noise-Sensitive Areas
For a given implementation of the receiver, the input waveform should meet specific requirements in order to guarantee correct sampling of the received bit. Such requirements can be characterized by means of electrical simulations and represented as a region in the signal-time plane that is forbidden to the signal waveform. If the signal waveform crosses the forbidden region, the wrong symbol is sampled by the output flip flop, leading to a bit-level error. Noise sensitive areas (NSAs) provide an informative representation of the forbidden region [4] . In general, the NSA depends both on the nature of the receiver and on the effect of noise sources. We call inherent NSA the forbidden region obtained without taking noise sources into account. In presence of noise, the actual NSA becomes larger than the inherent one. The only noise source that may affect the shape of the NSA is differential supply noise at the receiver. Common-mode supply noise, clock skew and jitter cause only vertical and horizontal shifts of the NSA on the signal-time graph.
Consider a receiver consisting of a CMOS inverter followed by a master-slave edgetriggered D flip-flop. Figure 2 .a shows a schematic representation of a family of inherent NSAs for the receiver. The inherent NSAs are not unique since the larger the swing of the input signal the lower the transition time of the receiver. Hence, we can obtain a continuous of NSAs by changing the swing of the input signal. Each NSA has a triangular shape. The left-most vertices represent triggering conditions, while the right-most point represents holding conditions determined by the logic threshold and performance of the input inverter. While holding conditions can be represented by a single point common to all NSAs of the family, triggering conditions must be represented by curves in the voltage-time plane, as shown in Figure 2 .b. In practice, the family of inherent NSAs for our case-study receiver is represented by 3 elements: two curves representing positive and negative triggering conditions and a point representing the holding condition.
For correct sampling, at least one of the NSAs must be respected. In other words, a logic error may occur only if the signal waveform enters all the NSAs associated with the receiver. In particular, if either triggering or holding conditions are not met, at next clock edge the flip flop maintains its current state, determined by the last received bit rather than by the current one. Hence, the actual bit-level error probability also depends on the input stream. This is an important feature of the proposed approach, since it allows us to evaluate the effects of bit-level encodings on signal integrity.
Since differential supply noise affects the performance of the receiver, different NSA families will be obtained for each noise level. Positive (negative) differential supply noise increases (decreases) the effective supply voltage, thus improving (reducing) the performance of the receiver without changing its logic threshold. This causes the curves representing triggering conditions to shrink and the point representing holding conditions to shift as represented in Figure 2 .b by means of dashed arrows.
To provide a simple and practical parametric model of the NSA we use quadratic fitting models to approximate the triggering curves obtained for a fixed value of differential supply noise. Then we construct and characterize a fitting model for each coefficient of the quadratic curve, representing noise dependence. The overall parametric NSA is completely described by the following equations, where V n1 denotes the differential supply noise at the receiver.
For a given receiver, 14 fitting coefficients (namely, a h (i,j) and b h for h,i in {0,1} and j in {0,1,2}) need to be determined. This is done by means of least square fitting against the results of Spice simulations.
Parameterized Signal Slope
In voltage-mode signaling across a long interconnect, the rising and falling edges of the signal waveform at the far end of the line are well approximated by linear ramps with constant slope, since the input of the transmitter changes much faster than its output, so that most of the output transition is sustained by a constant input signal. The signal slope S at the far end of the line tells us how fast the signal can switch from properly recognized voltage levels, so that it can be combined with the NSA of the receiver in order to estimate the maximum achievable bit rate []. In general, S depends on the driver and on the line and it can be easily characterized by means of transient Spice simulations of the given circuit. If the driver has a symmetric characteristic, rising and falling edges have the same slope. Since the current drawn by the MOS transistor depends on the supply voltage, S is affected by the differential supply noise at the transmitter. To model such dependence we use the following linear model (where V n2 represents the differential supply noise at the transmitter):
requiring the characterization of 2 fitting parameters. Figure 3 shows how to combine NSA and S to evaluate the integrity of a received bit taking into account all possible noise sources. With respect to Figure 3 , we assume the current bit (namely, b[n]) to be transmitted in the time interval between time instants 1 and 2, and to be sampled at the receiver at time instant 0. Depending on the length of the line, on the propagation delay of the receiver and on the bit rate, the nominal sampling instant at the receiver may fall outside the symbol time of the transmitted bit (as in the example of Figure 3 ). The distance between time instants 1 and 0 is the latency of the communication channel, while the distance between time 1 and 2 is the symbol time. The shape of the NSA and the slope of Vin are provided by their pre-characterized models, parameterized in terms of differential supply noise at the receiver and transmitter. All other noise sources induce vertical and horizontal shifts that are represented in Figure 3 .
Bit-Level Error Probability
While NSA is directly provided by the model, the local behavior of Vin has to be constructed based on the model of slope S. Figure 3 , the waveform of Vin can be expressed as follows: where: If Vin is above the upper triggering curve of NSA for at least a time instant, and it is above the holding point, then the received bit is b_r[n]=1. If Vin is below the lower triggering curve of NSA for at least a time instant, and it is below the holding point, then the received bit is b_r[n]=0. In all other cases b_r[n]=b_r[n-1]. Notice that the comparison between NSAs and signal waveforms can be performed numerically by leveraging the convexity of the triggering curves and the linearity of the signal edge.
The pseudo-code of an algorithm that determines the value of received bit b_r[n] is shown in Figure 4 .
Experimental results
To test the effectiveness and accuracy of the proposed technique we implemented the algorithm of Figure 4 in C and we characterized the NSA and signal slope for voltage-level receiver and transmitter implemented in 0.18µm technology with 2V power supply. For the interconnect we used a five-stage RC model with R=50Ω and C=60fF at each stage.
All voltage noise sources were assumed to be independent and uniformly distributed between -0.2V and +0.2V. Similarly, clock jitters at transmitter and receiver were modeled as independent random variable uniformly distributed between -100ps and +100ps.
To validate the model and the error-estimation approach we simulated the transmission of the same bit stream using both our C model and Spice. Random values of all noise sources were generated off-line and coherently injected in both simulations. In particular, arrays of noise values (representing the value of each noise source for all bits in the stream) were directly provided to our C model and used as outlined in the previous section. Noise injection in Spice was implemented by means of the modified circuit of Figure 1 .b: all voltage noise sources were implemented as independent voltage sources, while clock jitter and skew were implemented by providing noisy clock signals. The waveforms of both clock signals and voltage noise generators were specified as piece-wise linear functions (PWL) automatically generated by means of a C routine taking in input an array of noise values per symbol and providing the corresponding PWL description. The results provided by our model were always coherent with Spice simulations. On the other hand, our model provided a speedup of more than three orders of magnitude if compared to Spice simulations. Comparison was made using the same time resolution for Spice and for our approach.
To exemplify the application of the proposed approach, we used the model for determining the achievable bit rate of a given channel. We assumed the same noise conditions described above, and we simulated the propagation of a bit stream of 10000 symbols randomly generated according to a given signal probability p1. For each value of p1, different bit rates were simulated, assuming channel latency equal to the symbol time (this is a common assumption in many synchronous signal schemes). Figure 5 reports the estimated error probability as a function of the bit rate, for different values of p1. For a symbol time of 400ps, providing error probability above 20% with signal probability 0.5, further experiments were performed by varying the channel latency. Interestingly, some of the errors were eliminated by using a latency longer than the symbol time. In particular, the error probability reduced from 21% to 15% for a channel latency of 450ps.
Finally, we remark that the error probabilities of Figure 5 depend on the signal probability. In other words, they depend on the bit stream. In fact, the error probability is maximum when p=0.5, because of the larger number of signal transitions. Notice that, for symbol times below 200ps, the line never switches. Hence, the error probability is equal to the probability of the incoming bit to be different from the initialization value of the line (0). The dependence of the error probability on the bit stream demonstrates the sensitivity of the proposed approach to bit-level signal statistics, making it suitable for exploring bit-level encodings and their effects on signal integrity.
Conclusions
In this paper we have proposed a parameterized model of on-chip communication channels that provides a logic-level representation of the main effects of noise sources on the signal integrity of digital signals. The model is implementationspecific and needs to be pre-characterized for each transmitter and receiver by means of least-square fitting on electrical-level simulation results. We have developed an algorithm that exploits the parameterized models to evaluate the effects of all noise sources on the error probability of a bit stream sent across the channel. We validated the approach by comparing estimated error probabilities with the results of electrical-level simulations. Our approach provided bit-by-bit 100% accuracy whit a speed up of three orders of magnitude with respect to Spice simulations. Finally, we exemplified the application of the proposed technique to evaluate the maximum-bit-rate of a given communication channel and the effects of signal statistics (i.e., of bit-level encodings) on the error probability. 
